

EPI-Hi Technology Development

Mark Wiedenbeck

Outline


- Objective
- Thin Silicon Detector Fabrication Process Summary
- Development Strategy and Status
- Prototype Thin Detectors
- Fidelity of the Test Article
- Tests Required to Achieve TRL6
- Tests Performed
- Electrical Characteristics
- Thermal-Vacuum Stability Test
- Accelerator Test Using Heavy-Ion Beams
- Tests with a Radioactive Source of Alpha Particles
- Radiation Tolerance Testing
- Mechanical Robustness
- Transition to Flight
- Summary

Objective


Develop a new approach to fabricating multi-element ion-implanted silicon solid-state detectors thinner than $\sim 30\mu\text{m}$ with the following features:

- thicknesses in the range ~ 10 to $30\mu\text{m}$
- good control of absolute thickness and detector-to-detector variation ($\pm 1\mu\text{m}$)
- good thickness uniformity ($\sim 0.2\%$ or better rms variation) to allow good species resolution (e.g., He isotope separation)
- mechanical robustness to provide good manufacturing yield and to survive launch environment without breaking


Thin Silicon Detector Fabrication Process Summary



silicon-on-insulator (SOI) wafer is a commercial product with excellent device layer uniformity and control




ion implant to produce diode pn junctions on device layer



wet etch to remove handle layer under active area—oxide acts as etch stop and preserves the thickness uniformity of the device layer



etch away oxide from underneath the active area using HF, which has negligible effect on the silicon



ion implant from back to produce detector's ohmic contact



dice wafer into individual thin detectors with thick supporting frames

Development Strategy and Status

Background

- prototyping studies carried out by a collaboration between LBNL (diode fabrication) and Caltech/JPL since 2003
- prior Caltech/JPL collaboration with Micron Semiconductor (Lancing, Sussex, England) allowed them to develop the capability for making thin, supported detectors from conventional silicon wafers; thickness control and uniformity did not meet specifications

Phase B Activity


- efforts to prototype EPI-Hi thin detectors from SOI wafers has been funded during phase B both at Micron and LBNL
- testing and evaluation being carried out by the manufacturers and by Caltech/JPL and GSFC

Flight Detectors

- plan to down-select to a single source for flight detectors based on test results


Prototype Thin Detectors

L0 Detector from Micron Semiconductor



active area
(1 cm²)

front




12 µm
membrane

back

thick
frame

L1 Detector from LBNL



Note: thick frames on L1
detectors extend inward
nearly to the edge of the
active area.

Tests Required to Achieve TRL6

Determining that this technology for fabricating thin silicon detectors has achieved TRL6 (prototype demonstration in a relevant environment) requires:

- demonstration that the detectors yield the expected charge signals proportional to deposited energy that is characteristic of conventional silicon solid-state detectors when exposed to energetic ions
- demonstration that a detector telescope using the detectors for measuring dE/dx can resolve elements and He isotopes
- demonstration that the detectors have depletion and breakdown voltages acceptable for use in a solid-state detector telescope
- demonstration that the detector characteristics are stable over an extended period (weeks) in vacuum at a nominal maximum temperature of 40°C
- demonstration that the detectors can survive high radiation doses without degradation beyond that expected from displacement damage in conventional silicon detectors
- demonstration that the detectors are mechanically robust enough to survive the acoustic loads expected at launch

Fidelity of the Test Article

flight detectors are expected to be identical to the prototypes

- the same photolithography masks will be used
- no changes are anticipated in process parameters (ion implantation energy, annealing temperature and time, etc.)
- it presently appears that a sufficient supply of SOI wafers may be left over from the phase B work to allow fabrication of all of the flight detectors and spares
- no changes are anticipated in the detector mounts (provided by GSFC to both LBNL and Micron)

possible exceptions

- if LBNL is selected to make flight detectors, adhesive used for gluing detectors into mounts may be changed to that conventionally used by Micron

Tests Performed

electrical characteristics

- leakage current versus bias (IV) —> maximum operating voltage
- capacitance versus bias (CV) —> bias required for full depletion

particle response

- alpha particles from ^{244}Cm source (5.8 MeV —> 1.45 MeV/nuc)
- accelerator beams of heavy ions
- thickness characteristics inferred from particle data


stability in expected environment

- thermal-vacuum life test at GSFC—our standard test for flight qualification of all silicon detectors
- total dose testing using ^{60}Co gamma-ray source at JPL

mechanical robustness


- acoustic test of mechanical model made from thinned SOI

Electrical Characteristics



- measurements of leakage current versus applied bias (IV curves) are used to determine the highest allowed bias voltage before onset of electrical breakdown
- breakdown voltages are found to be >25V for both the L0 and L1 detectors
- measurements of detector capacitance versus applied bias (CV curves) are used to determine the minimum bias required to totally deplete the detector
- depletion voltages are found to be ~2V for L0 detectors and ~3V for L1 detectors
- capacitances at full depletion exceed those obtained from a simple parallel plate capacitor calculation (C_0) due to dead layers and to the capacitance of traces connecting active elements to wirebond pads
- CV measurement have not yet been made for the LBNL detectors, but particle data indicate that depletion voltages are similar to those obtained for the Micron detectors

Thermal-Vacuum Stability Test




- the detector has performed stably (no indication of leakage current growth problems) over more than a week
- test at GSFC is now continuing after the end of the October government shutdown
- typical practice on previous missions has been to test candidate flight detectors for about 3 weeks at 40°C

Accelerator Test Using Heavy-Ion Beams


red curves: calculated response; black points: measured events

LBNL 88-inch Cyclotron, 16 MeV/nuc Cocktail Beam, 3 Oct 2013




Tests with a Radioactive Source of Alpha Particles

- He track obtained using a 12 μm L0 detector to measure ΔE and a 25 μm L1 detector to measure E'
- compare with calculated He isotope response tracks
- adjusted ΔE thickness to 11.8 μm and dead layer to 0.1 μm to improve agreement



- derived mass resolution demonstrates that detector has the required thickness uniformity
- thickness variation measured by SOI manufacturer $<0.8 \mu\text{m}$ (wafer to wafer and across individual wafers)




Radiation Tolerance Testing

- thin detectors will receive high radiation dose because, of necessity, there is very little shielding in front of them
- using the 95% confidence worst-case mission fluences from the EDTRD we have estimated total doses to the L0 and L1 detectors over the SPP mission of about 10 Mrad and 2 Mrad, respectively
- one L1 detector from each manufacturer has been subjected to a total dose test at the JPL high-dose-rate facility (^{60}Co source)
- detectors irradiated in the dark with bias applied to simulate conditions in flight
- irradiations done in a series of increasing steps with measurements of characteristics after each step
 - step 1 (16 Oct 2013): 100 krad
 - step 2 (17-18 Oct 2013): 1 Mrad
 - one or two additional dose increments are planned
- detector leakage currents increased as a result of the irradiations but are still at acceptable levels (<10 nA at a nominal 10 volt bias)
- alpha particle tests of the detectors showed no degradation of charge collection efficiency or energy resolution

Mechanical Robustness


- silicon membrane of the diameter planned for the L0 detector was fabricated from an SOI wafer with 10 μm device layer and subjected to an Atlas V acoustic at a level significantly exceeding the SPP specification
- the sample survived without any problems



highest test level: 145 dB = SPP spec + 8 dB



silicon membrane
10 μm thick
~3.4 cm diameter



Transition to Flight

- extend selected prototype tests to cover additional detectors that have been fabricated in phase B—determine whether there are any detector-to-detector differences that might affect
 - yield
 - selection of manufacturer for flight detectors
 - test program needed for flight devices
- select manufacturer for flight detectors

Summary

- new technology for fabricating silicon solid-state detectors at least as thin as 10 μm has been developed based on the use of silicon-on-insulator (SOI) wafers as the raw material
- detectors have been successfully produced by two manufacturers:
 - Micron Semiconductor Ltd., Lancing, Sussex, England
 - Lawrence Berkeley National Laboratory in collaboration with Caltech
- prototypes from both sources have been subjected to all of the tests required for achieving TRL6 without problems
- extension of a few tests is still in progress:
 - additional time for the thermal-vacuum life test
 - exposure to additional radiation doses
- to date the LBNL/Caltech fabrication has produced L1 detectors but L0 detectors remain to be completed. The LBNL/Caltech process has previously yielded good detectors as thin as 10 μm in sizes comparable to L1. Fabrication of L0 detectors has already passed the critical thinning step.