
Solar Probe Plus

A NASA Mission to Touch the Sun

Integrated Science Investigation of the Sun Energetic Particles



Preliminary Design Review 05 – 06 NOV 2013

EMI / EMC

Reid Gurnee




Outline



- EMC Design Considerations
- EMC Grounding
- EMC Testing
- Heritage CE performance
- Summary

EMC Design Considerations



- Power supplies crystal controlled to a frequency window centered at n*50 kHz with n>=3 and 500 ppm wide over all operating conditions and time.
 - The LVPS is synchronized to 200kHz provided by the digital boards.
 - EPI-Hi has 60MHz oscillator and EPI-Lo has 40MHz oscillator. Both evenly divide to 200kHz.
- Transformers and big inductors are placed as far from Box walls as possible.
- Stable currents to minimize changes in Magnetic Emissions
- Control all current paths inside your box to minimize loop area. Cannot use a solid return plane if a trace is the source. Any circuit over 100 milliamps AC or 1 amp DC will be analyzed
 - LVPS has AC currents on primary transformer that exceed 100mA
 - EPI-Hi heaters?
- All Cables outside the metal box must be twisted shielded with 360deg shields terminated to the Box with less than 20 mOhms.
 - EPI-Lo has no external cables. EPI-Hi ???

EMC Design Considerations



- EMI Backshells not required by EME but shield must cover connector fully
 - EPI-Lo box designed to accommodate backshells for S/C data and power connectors EPI-Hi?
- Connector shell to Box resistance before mated < 5 mOhms</p>
- Any cable outside the spacecraft body attached to a device must have either 13 mils shielding or DDD first circuit protection
 - EPI-Lo has no external cables. EPI-Hi ???
 - S/C data / power cable shielding 8 mils (TBR). S/C interfaces designed to handle DDD.
- All use of Magnetic Materials (Nickel, 400 Series CRSS, etc) must be identified and approved by the project. High Phosphor Nickel coating is allowed because it is not magnetic.
 - EPI-Lo has Nickel grids. Working with project to develop magnetic

4 mitigation plan. EPI-Hi? ISIS PDR - 18 - EMI / EMC

EMC Grounding



- Primary power supplies isolated by >1 MΩ
- Secondary power supply returns tied to chassis with <2.5 mΩ in only the Box using the power.
- Grounding Diagrams will show all chassis grounds, primary and secondary power feeds and returns, shields, and signals with returns
- ID all connector pins with first circuits
- Connectors unused in flight shall have a conductive cover with less that 10 mΩ from cover to Box chassis
- "Conductive" Box exterior
 - Exterior will be MLI StaMet outer finish, and Z93C55 white conductive paint EPI-HI?
- Box design must be at least tongue and groove. EMI gaskets on flat joints is acceptable.
 - EPI-Lo (ISIS?) utilizes overlap joints and copper tape as necessary to seal seams EPI-HI?





Early Testing (Breadboard, Card level, Engineering Model (EM)) can identify a problem when it can still be fixed without major schedule slip.


Doing conducted emissions (CE) can find most issues.

Initial CE test on LVPS will occur in Q1 2014. EPI-Hi and EPI-Lo will test EM units for CE in Q4 2014.

Required Tests: Conducted Emissions: Conducted Susceptibility: Radiated Emissions: Radiated Susceptibility: Bonding & Isolation CE-01, CE-02, CE-07 CS-01, CS-02, CS-06 RE-01, RE-02, Mag Sniff RS-03, ESD

LVPS CE predicted performance

Based on heritage supply that meets MMS requirements



SIS



Summary



- EMI/EMC design considerations being followed
- No CE issues expected
 - Early testing will allow time to mitigate
- EPI-Lo Ni grid concerns mitigated with careful handling, use of non-magnetic tools, and testing